



# Stability Analysis for the Grid-Connected Three-Phase Asymmetrical Cascaded Multilevel Inverter with Switched Capacitor Technique

[www.ericjournal.ait.ac.th](http://www.ericjournal.ait.ac.th)

Mohit Jain\*,<sup>1</sup> A.N. Tiwari\*, and A.K. Pandey\*

**Abstract** – Multilevel inverters (MLIs) have become increasingly popular for grid integration. This study introduces an innovative twenty-five-level switched-capacitor multilevel inverter (SCMLI) configuration specifically developed for applications in grid integration. The asymmetrical SCMLI generates a 25-level output voltage utilizing twelve power semiconductor switches, two diodes, two capacitors, and two asymmetric DC voltage sources with a quinary ratio. Unlike current designs, this topology features self-balancing capacitors without the need for additional circuitry, making it well suited for grid-connected applications that require higher voltage levels with fewer devices and a reduced total standing voltage (TSV). The inverter uses a level-shifted in-phase disposition (LS-IPD) multicarrier modulation technique to generate switching signals during the grid-connected operations. A comparative study with recent topologies highlighted the benefits of the proposed structure. Various operational modes are analyzed through simulations in MATLAB/Simulink.

**Keywords** – LS-IPD, self-balancing, SCMLI, TSV, voltage gain.

## 1. INTRODUCTION

Multilevel inverters (MLIs) have attracted considerable attention for low-to-high-power conversion applications because of their capacity to reduce harmonics, lower voltage stress, and provide efficient, high-quality output [1], [2]. They have successfully replaced two- and three-level inverters in systems such as static synchronous compensator (STATCOM), photovoltaic (PV) power, and electric vehicles [3]–[5]. Conventional MLIs typically include flying capacitor (FC), neutral point clamped (NPC), and cascaded H-bridge (CHB) types. Of these, CHB stands out for its modularity, fault management, and reliability, but it requires multiple isolated DC sources for a staircase output. Conversely, FC and NPC designs require large capacitors, additional passive components, and complex voltage-balancing circuits [6], [7]. Current research focuses on developing MLIs with fewer isolated sources, reduced power semiconductor switches, lower voltage stress, and improved efficiency, and various methods have been proposed to achieve these goals. Recent innovations have involved reconfiguring traditional CHB-MLIs for diverse applications. These MLIs are categorized into switched-dc sources (SS), switched-diodes (SD), and switched-capacitors (SC), employing asymmetrical sources for higher output voltage levels. However, symmetrical MLIs offer simpler control and reduced switching stress. The generalized SS MLIs are detailed in [8] and [9], respectively.

The multilevel inverter in [8] used a rear H-bridge for polarity change, whereas in [9], it is eliminated, significantly reducing the voltage stress. This configuration, as an alternative to CHB-MLI, includes unidirectional switches for both symmetrical and

asymmetrical modes. The SD MLI topology presented in [10] is designed for PV usage, whereas the expandable SD MLI in [11] is especially suitable for off-grid PV systems. It reduces the number of switches and drivers and simplifies the control by substituting switches with diodes. These MLIs are particularly efficient for high-resistive loads due to the use of diodes. The CHB-MLI topology in [12] incorporates a self-balanced capacitor-based level-doubling circuit (LDC), nearly doubling the level of voltage while significantly reducing the number of required DC sources. A novel method for reducing DC sources is proposed in [13].

The switched-capacitor multilevel inverter (SCMLI) design minimizes the demand for independent DC sources and multiple power semiconductor switches, while also boosting voltage levels, thereby removing the necessity for large transformers and inductors. This configuration supports both symmetrical and asymmetrical modes of operation. A generalized SCMLI structure [14] generates higher voltage levels through asymmetrical DC source magnitude. The fundamental unit comprises a capacitor, a single DC source, and 2 switches, with one switch charging the SC and the other discharging the SC. The series-parallel charging-discharging method enables capacitor self-regulation at the desired voltage, achieving voltage boosting [15], [16]. Recent SCMLI topologies have focused on boosting factors, load-handling abilities, and voltage stress, with reduced DC source SCMLIs [17]–[19] utilizing a rear H-bridge for polarity changes. However, it requires a considerable number of switches, and [19] is unsuitable for high inductive loads. In [20], a non-uniform two-source expandable SCMLI generating a 25-level output voltage waveform with a total standing voltage (TSV) of 20.5 and 13 power semiconductor switches is introduced,

\*Electrical Engineering Department, MMMUT, Gorakhpur, U.P., 273016, India.

<sup>1</sup> Corresponding author;  
Tel: + 91 9793423657.  
E-mail: [mohit.am.1415@gmail.com](mailto:mohit.am.1415@gmail.com).

efficiently reducing power semiconductor switches while attaining a favourable TSV. Inspired by this, the present study introduces a novel twenty-five-level SCMLI module designed to overcome current limitations by minimizing the TSV and system components, with all-capacitor self-balancing without additional voltage balancing equipment.

## 2. PROPOSED SCMLI TOPOLOGY WORKING

Fig.1 illustrates the circuit schematic for an asymmetrical twenty-five-level SCMLI per phase during the grid-connected operation. This setup generates a 25-level output voltage utilizing twelve power semiconductor switches, two asymmetric DC voltage sources with a quinary ratio two capacitors, and two diodes.




Fig. 1. Per-phase diagram of the proposed 25-level SCMLI.

Table 1 outlines the detailed switching configurations for the proposed SCMLI utilizing a quinary asymmetry ratio, generating a 25-level output. Twenty-five operational modes are identified, each producing distinct output voltage levels.

Utilizing a series-parallel connection technique, switches  $S_b$  and  $S_a$  can generate voltage levels of  $V_s$  and  $2V_s$ , respectively, whereas switches  $S_d$  and  $S_c$  can produce voltage levels of  $5V_s$  and  $10V_s$ , respectively. The construction of the two H-bridges involved the utilization of eight switches. The upper H-bridge circuit comprises switches  $S_1$  to  $S_4$ , whereas the lower H-bridge circuit comprises switches  $S_5$  to  $S_8$ . The power semiconductor switches are controlled in a complementary way using pairs such as  $(S_1-S_2)$ ,  $(S_3-S_4)$ ,  $(S_a-S_b)$ ,  $(S_5-S_6)$ ,  $(S_7-S_8)$ , and  $(S_c-S_d)$ . This configuration can produce voltage levels ranging from  $0V_s$  to  $\pm 12V_s$  in steps of  $V_s$ , allowing for values such as  $\pm V_s$ ,  $\pm 2V_s$ ,  $\pm 3V_s$ , and so on up to  $\pm 12V_s$ . For positive output voltages from the H-bridge circuit  $S_1$  &  $S_2$  and  $S_5$  &  $S_8$  are simultaneously activated, whereas for negative output voltages from the H-bridge circuit  $S_3$  &  $S_4$  and  $S_6$  &  $S_7$  are simultaneously switched-on to

achieve the desired output levels of voltage. The proposed MLI inherently balances the capacitor voltage, negating the need for a voltage-balancing control algorithm or sensor circuit.

Table 1. Device modes of the proposed SCMLI.

Switching Modes		Diode Modes	Capacitor Modes	$V_{load}$ ( $xV_s$ )
Main Switches	Charging Switches			
$S_1, S_2, S_3, S_4$	$S_a, S_b, S_c, S_d$	$D_a, D_b$	$C_a, C_b$	
$S_5, S_6, S_7, S_8$				
10011001	1010	00	↓ ↓	12
10011001	0110	10	– ↓	11
01011001	0110	10	– ↓	10
01101001	0110	10	↑ ↓	9
01101001	1010	00	↓ ↓	8
10011001	1001	01	↓ –	7
10011001	0101	11	– –	6
01011001	0101	11	– –	5
01101001	1001	11	↑ –	4
01101001	1001	01	↓ –	3
10010101	0101	01	↓ –	2
10010101	0101	11	– –	1
01010101	0101	11	↑ ↑	0
01100101	1001	11	↑ ↑	-1
01100101	1001	01	↓ –	-2
10010110	1001	01	↓ –	-3
10010110	0101	11	↑ –	-4
01010110	0101	11	– –	-5
01100110	0101	11	– –	-6
01100110	1001	01	↓ –	-7
10010110	1010	00	↓ ↓	-8
10010110	0110	10	↑ ↓	-9
01010110	0110	10	– ↓	-10
01100110	0110	10	– ↓	-11
01100110	1010	00	↓ ↓	-12

## 3. MODULATION SCHEMES AND CONTROL STRATEGY

This section describes the current control strategy for a 3-phase grid-connected 25-level SCMLI, emphasizing the delivery of both reactive and active power to the grid. Fig. 2 presents a block diagram that illustrates how power is controlled and injected into the grid. The PLL component separates the grid voltage ( $V_g$ ) into two orthogonal components,  $V_\alpha$  and  $V_\beta$ . The current controllers generate a sinusoidal reference depending on the changing demands for reactive power ( $Q_{ref}$ ) and active power ( $P_{ref}$ ),

which is then supplied to the level-shifted in-phase disposition (LS-IPD) multicarrier modulation unit. The switching pulses generated by the LS-IPD modulation unit are received by the gate driver circuit of the proposed

inverter. Fig. 3 displays the switching signals, while the output voltage generated by the proposed 25-level SCMLI is shown in Fig. 4.




Fig. 2. Grid connected operation of the 25-level SCMLI




Fig.3. Switching signals derived from LS-IPD multicarrier modulation technique.




Fig. 4. Output voltage profile of the proposed 25-level per-phase SCMLI.

Table 2. Comparison of the 25-level SCMLIs.

Parameters	[13]	[14]	[15]	[17]	[19]	[20]	Prop. MLI
( $N_{sw}$ )	48	36	37	26	16	13	12
( $N_{gd}$ )	48	36	37	26	16	12	6
( $N_{dc}$ )	6	6	1	2	1	2	2
( $N_c$ )	12	6	11	10	11	2	2
( $N_d$ )	0	6	0	10	22	0	2
( $G$ )	1	2	12	6	2	2	2
TSS ( $\times V_s$ )	72	60	81	68	60	20.5	10
$\eta\%$	94.5%	-	-	-	95.5%	96.5%	98.5%

#### 4. COMPARATIVE ANALYSIS

Recent developments in MLI designs utilizing SC techniques allow for both voltage boosting and inherent voltage balancing within the MLI. Additionally, reducing the TSV in MLIs is crucial for optimizing design. This section provides a detailed comparison with recent 25-level SCMLIs, assessing parameters such as the number of switches ( $N_{sw}$ ), gate drivers ( $N_{gd}$ ), DC sources ( $N_{dc}$ ), capacitors ( $N_c$ ), diodes ( $N_d$ ), voltage gain ( $G$ ), total standing voltage (TSV), and inverter efficiency ( $\eta\%$ ). The tabulated results demonstrate that the proposed 25-level SCMLI not only requires fewer DC voltage sources but also uses fewer system components overall. Furthermore, the complementary switching scheme in the proposed 25-level SCMLI significantly reduces the number of gate drive circuits compared to other configurations. The proposed topology has the lowest TSV of 10 and demonstrates higher efficiency compared to the other topologies, as presented in Table 2.

#### 5. RESULTS AND DISCUSSIONS

This portion presents the efficiency calculation and loss analysis utilizing the piecewise linear electrical circuit simulation (PLECS) software. Furthermore, it analyzes the simulation outcomes obtained using MATLAB software for the injection of 25 kW and 50 kW of active power, along with reactive powers of 25 kVAR and 50 kVAR, under both stable-state and fluctuating power transfer conditions. The parameters utilized in the simulation of the grid-connected 25-level SCMLI are provided in Table 3.

##### 5.1 Calculation of Efficiency for the 25-level SCMLI

PLECS version 4.8.7 is employed to model the 25-level SCMLI and evaluate its efficiency while supplying 25 kW of active power. Both switching and conduction losses are considered when assessing the MLI's efficiency during power delivery to the grid.

**Table 3. Specifications of the circuit employed for the grid-integrated functioning of the 25-level SCMLI.**

Specifications	Value
Input Voltages	28 V ( $V_s$ ), 140 V ( $5V_s$ )
Grid Voltage	415 V
$C_1, C_2$	4700 $\mu$ F, 4700 $\mu$ F
Switching Frequency $f_{sw,inv}$	3.6 kHz
Output Frequency $f_o$	50Hz

The conduction loss is caused by the forward voltage drop across the switch when the forward load current passes through the switch, and it can be represented as:

$$P_{conduction_{pd}} = V_{fsw} I_{msw} + R_{fsw} I_{effsw}^2 \quad (1)$$

where  $V_{fsw}$  and  $R_{fsw}$  are the forward voltage drop and forward switch resistance.  $I_{msw}$  and  $I_{effsw}$  is the mean and effective current flowing through the switch, respectively.

$$P_{sw_{on}} = \int_0^{t_{on}} v(t) \times i(t) dt \quad (2)$$

By solving (Eqn. 2)  $P_{sw_{on}}$  is expressed as

$$P_{sw_{on}} = \frac{V_{ws} I t_{on}}{6} \quad (3)$$

Similarly,  $P_{sw_{off}}$  can be written as

$$P_{sw_{off}} = \frac{V_{ws} I t_{off}}{6} \quad (4)$$

where  $V_{ws}$  signifies the switch's withstand voltage,  $I$  denote the current passing through the switch, and  $t_{on}$

and  $t_{off}$  denote the switch's activation and deactivation durations, respectively.

The aggregate switching power dissipation for a complete ON and OFF cycle is determined by:

$$P_{sw,n_{pd}} = (P_{sw,n_{on}} + P_{sw,n_{off}}) \quad (5)$$


$$P_{sw,n_{pd}} = \frac{V_{ws,n} I (t_{on} + t_{off})}{6} \quad (6)$$

Efficiency of the inverter is calculated by using the expression as

$$\eta\% = \frac{P_{in} - P_{sw,n_{pd}} - P_{conduction_{pd}}}{P_{in}} \times 100 \% \quad (7)$$

## 5.2 Simulation Results

The simulation outcomes for the stable-state operation of the grid-connected 25-level SCMLI are presented, illustrating the injection of active power (50 kW & 25 kW) in Fig.5, reactive power (25 kVA & 50 kVA) in Fig.6, and simultaneous transfer of active power and reactive power (50 kW, 50 kVA and 25 kW, 25kVA) in Fig. 7. The system's performance under different operating conditions is assessed using the control unit. Fig.8 (a) and (b) display the simulated results during load changes from 25 kW to 50 kW and vice versa, while Fig.9 (a) and (b) present the system's response to changes in reactive power from 25kVAR to 50kVAR and vice versa. The grid-connected 25-level SCMLI reaches a stable operating state within a single cycle following changes in the injected grid power. Fig.10 depicts the three-phase grid voltage and current profile in the stable-state condition. The total harmonic distortion (THD) of the output voltage and current waveforms are measured at 4.98% and 3.92%, respectively, while delivering 25 kW of active power to the grid, as shown in Fig. 11.



**Fig. 5. Simulation outcomes of the grid-connected operation during stable states for (a) 50 kW and (b) 25 kW.**






Fig. 6. Simulation outcomes of grid-connected operation during stable states for (a) 25 kVA and (b) 50 kVA.




Fig. 7. Simulation outcomes of grid-connected operation during stable state for (a) 50 kW, 50 kVA and (b) 25 kW, 25 kVA.




Fig. 8. Simulation outcomes of grid-connected operation for active power transitions from (a) 25 to 50 kW and (b) 50 to 25 kW.




Fig. 9. Simulation outcomes of grid-connected operation for reactive power transitions from (a) 25 to 50 kVA and (b) 50 to 25 kVA.




Fig. 10. Three-phase grid voltage and current profile.




Fig. 11. THD analysis of (a) output voltage waveform and (b) output current waveform

## 6. CONCLUSION

This study presented and assessed a novel SCMLI configuration with a quinary asymmetry ratio, utilizing only two DC voltage sources and a reduced component count, capable of producing a 25-level voltage waveform. The SCs are arranged for voltage amplification without additional balancing circuits, which helps in minimizing both the cost and size of the SCMLI. In contrast to conventional MLI designs, this design has a lower switch stress. The gate driver signals are generated using the LS-IPD multicarrier modulation approach. Simulations for grid-connected operations in both stable-state and dynamic scenarios showed compliance with grid requirements, with an inverter voltage and current THD maintained below 5%, in compliance with the IEEE-519 regulations. The inverter efficiency is enhanced to 98.5%, delivering 25 kW of active power to the grid.

## REFERENCES

- [1] M. di Benedetto, A. Lidozzi, L. Solero, F. Crescimbeni, and P. J. Grbović, "Five-Level E-Type Inverter for Grid-Connected Applications," *IEEE Trans. Ind. Appl.*, vol. 54, no. 5, pp. 5536–5548, Sep. 2018.
- [2] P. R. Bana, K. P. Panda, R. T. Naayagi, P. Siano, and G. Panda, "Recently Developed Reduced Switch Multilevel Inverter for Renewable Energy Integration and Drives Application: Topologies, Comprehensive Analysis and Comparative Evaluation," *IEEE Access*, vol. 7, pp. 54888–54909, 2019.
- [3] Z. Du, B. Ozpineci, L. M. Tolbert, and J. N. Chiasson, "DC-AC Cascaded H-Bridge Multilevel Boost Inverter With No Inductors for Electric/Hybrid Electric Vehicle Applications,"



- IEEE Trans. Ind. Appl., vol. 45, no. 3, pp. 963–970, May 2009.
- [4] S. K. Chattopadhyay and C. Chakraborty, “A New Asymmetric Multilevel Inverter Topology Suitable for Solar PV Applications With Varying Irradiance,” *IEEE Trans. Sustain. Energy*, vol. 8, no. 4, pp. 1496–1506, Oct. 2017.
  - [5] F. Filho, L. M. Tolbert, Y. Cao, and B. Ozpineci, “Real-Time Selective Harmonic Minimization for Multilevel Inverters Connected to Solar Panels Using Artificial Neural Network Angle Generation,” *IEEE Trans. Ind. Appl.*, vol. 47, no. 5, pp. 2117–2124, Sep. 2011.
  - [6] N. Sandeep and U. R. Yaragatti, “Operation and Control of an Improved Hybrid Nine-Level Inverter,” *IEEE Trans. Ind. Appl.*, vol. 53, no. 6, pp. 5676–5686, Nov. 2017.
  - [7] M. Srndovic, A. Zhetessov, T. Alizadeh, Y. L. Familant, G. Grandi, and A. Ruderman, “Simultaneous Selective Harmonic Elimination and THD Minimization for a Single-Phase Multilevel Inverter With Staircase Modulation,” *IEEE Trans. Ind. Appl.*, vol. 54, no. 2, pp. 1532–1541, Mar. 2018.
  - [8] K. P. Panda, P. R. Bana, and G. Panda, “FPA Optimized Selective Harmonic Elimination in Symmetric–Asymmetric Reduced Switch Cascaded Multilevel Inverter,” *IEEE Trans. Ind. Appl.*, vol. 56, no. 3, pp. 2862–2870, May 2020.
  - [9] J. S. M. Ali et al., “A New Generalized Multilevel Converter Topology Based on Cascaded Connection of Basic Units,” *IEEE J. Emerg. Sel. Top. Power Electron.*, pp. 1–1, 2018.
  - [10] P. R. Bana, K. P. Panda, and G. Panda, “Power Quality Performance Evaluation of Multilevel Inverter with Reduced Switching Devices and Minimum Standing Voltage,” *IEEE Trans. Ind. Inform.*, pp. 1–1, 2019.
  - [11] K. P. Panda, S. S. Lee, and G. Panda, “Reduced Switch Cascaded Multilevel Inverter with New Selective Harmonic Elimination Control for Standalone Renewable Energy System,” *IEEE Trans. Ind. Appl.*, vol. 55, no. 6, pp. 7561–7574, 2019.
  - [12] N. Prabaharan and K. Palanisamy, “Analysis of cascaded H-bridge multilevel inverter configuration with double level circuit,” *IET Power Electron.*, vol. 10, no. 9, pp. 1023–1033, Jul. 2017.
  - [13] E. Babaei, M. Farhadi Kangarlu, and M. Sabahi, “Extended multilevel converters: an attempt to reduce the number of independent DC voltage sources in cascaded multilevel converters,” *IET Power Electron.*, vol. 7, no. 1, pp. 157–166, Jan. 2014.
  - [14] E. Babaei and S. S. Gowgani, “Hybrid Multilevel Inverter Using Switched Capacitor Units,” *IEEE Trans. Ind. Electron.*, vol. 61, no. 9, pp. 4614–4621, Sep. 2014.
  - [15] Y. Hinago and H. Koizumi, “A Switched-Capacitor Inverter Using Series/Parallel Conversion With Inductive Load,” *IEEE Trans. Ind. Electron.*, vol. 59, no. 2, pp. 878–887, Feb. 2012.
  - [16] A. Tsunoda, Y. Hinago, and H. Koizumi, “Level- and Phase-Shifted PWM for Seven-Level Switched-Capacitor Inverter Using Series/Parallel Conversion,” *IEEE Trans. Ind. Electron.*, vol. 61, no. 8, pp. 4011–4021, Aug. 2014.
  - [17] R. Shalchi Alishah, S. H. Hosseini, E. Babaei, M. Sabahi, and G. B. Gharehpetian, “New High Step-Up Multilevel Converter Topology With Self-Voltage Balancing Ability and Its Optimization Analysis,” *IEEE Trans. Ind. Electron.*, vol. 64, no. 9, pp. 7060–7070, Sep. 2017.
  - [18] E. Samadaei, M. Kaviani, and K. Bertilsson, “A 13-Levels Module (KType) With Two DC Sources for Multilevel Inverters,” *IEEE Trans. Ind. Electron.*, vol. 66, no. 7, pp. 5186–5196, Jul. 2019.
  - [19] Y. Ye, K. W. E. Cheng, J. Liu, and K. Ding, “A Step-Up Switched-Capacitor Multilevel Inverter With Self-Voltage Balancing,” *IEEE Trans. Ind. Electron.*, vol. 61, no. 12, pp. 6672–6680, Dec. 2014.
  - [20] P. R. Bana, K. P. Panda, S. Padmanaban, and G. Panda, “Extendable switched-capacitor multilevel inverter with reduced number of components and self-balancing capacitors,” *IEEE Trans. Ind. Appl.*, vol. 57, no. 3, pp. 3154–3163, May/Jun. 2020.



Mohit Jain received the B.Tech degree in electrical and electronics engineering from AKTU University, Lucknow, India, in 2012, and the M.Tech degree in power electronics and electric drives from KNIT, Sultanpur, India, in 2014. He is currently working toward a Ph.D. degree in power electronics specialization with the Department of Electrical Engineering, MMMUT, Gorakhpur, India. He has 9 years experience in academics. His research interests include multilevel inverter and power electronic converter for solar PV application.



A.N. Tiwari received the M.Tech degree in electrical engineering from I.I.T. Kanpur, India, and the Ph.D. degree in electrical engineering from I.I.T. Roorkee, India. He has about 32 years of academic experience. He is presently working as a Professor, Electrical Engg Department, MMMUT, Gorakhpur, India. His research interests include power electronics and its applications such as in wind turbines, photovoltaic systems, reliability and electric drives.



A. K. Pandey received the M.Tech degree in electrical engineering from I.I.T. Delhi, India in 1995, and the Ph.D. degree in electrical engineering from I.I.T. Roorkee, India, in 2003. He has about 33 years of academic experience. He is presently working as a Professor,

Electrical Engg Department, MMMUT, Gorakhpur, India. His research interests include development of reliable and efficient power electronic converters for renewable energy, electric vehicles, and other industrial applications.