Stability Analysis for the Grid-Connected Three-Phase Asymmetrical Cascaded Multilevel Inverter with Switched Capacitor Technique

Mohit Jain, A.N. Tiwari, A.K. Pandey

Abstract


Multilevel inverters (MLIs) have become increasingly popular for grid integration. This study introduces an innovative twenty-five-level switched-capacitor multilevel inverter (SCMLI) configuration specifically developed for applications in grid integration. The asymmetrical SCMLI generates a 25-level output voltage utilizing twelve power semiconductor switches, two diodes, two capacitors, and two asymmetric DC voltage sources with a quinary ratio. Unlike current designs, this topology features self-balancing capacitors without the need for additional circuitry, making it well suited for grid-connected applications that require higher voltage levels with fewer devices and a reduced total standing voltage (TSV). The inverter uses a level-shifted in-phase disposition (LS-IPD) multicarrier modulation technique to generate switching signals during the grid-connected operations. A comparative study with recent topologies highlighted the benefits of the proposed structure. Various operational modes are analyzed through simulations in MATLAB/Simulink.

Keywords


LS-IPD; self-balancing; SCMLI; TSV; voltage gain

Full Text:

PDF

References


M. di Benedetto, A. Lidozzi, L. Solero, F. Crescimbini, and P. J.Grbović, “Five-Level E-Type Inverter for Grid-Connected Applications,” IEEE Trans. Ind. Appl., vol. 54, no. 5, pp. 5536–5548, Sep. 2018.

P. R. Bana, K. P. Panda, R. T. Naayagi, P. Siano, and G. Panda, “Recently Developed Reduced Switch Multilevel Inverter for Renewable Energy Integration and Drives Application: Topologies, Comprehensive Analysis and Comparative Evaluation,” IEEE Access, vol. 7, pp. 54888–54909, 2019.

Z. Du, B. Ozpineci, L. M. Tolbert, and J. N. Chiasson, “DC–AC Cascaded H-Bridge Multilevel Boost Inverter With No Inductors for Electric/Hybrid Electric Vehicle Applications,” IEEE Trans. Ind. Appl., vol. 45, no. 3, pp. 963–970, May 2009.

S. K. Chattopadhyay and C. Chakraborty, “A New Asymmetric Multilevel Inverter Topology Suitable for Solar PV Applications With Varying Irradiance,” IEEE Trans. Sustain. Energy, vol. 8, no. 4, pp. 1496–1506, Oct. 2017.

F. Filho, L. M. Tolbert, Y. Cao, and B. Ozpineci, “Real-Time Selective Harmonic Minimization for Multilevel Inverters Connected to Solar Panels Using Artificial Neural Network Angle Generation,” IEEE Trans. Ind. Appl., vol. 47, no. 5, pp. 2117–2124, Sep. 2011.

N. Sandeep and U. R. Yaragatti, “Operation and Control of an Improved Hybrid Nine-Level Inverter,” IEEE Trans. Ind. Appl., vol. 53, no. 6, pp. 5676–5686, Nov. 2017.

M. Srndovic, A. Zhetessov, T. Alizadeh, Y. L. Familiant, G. Grandi, and A. Ruderman, “Simultaneous Selective Harmonic Elimination and THD Minimization for a Single-Phase Multilevel Inverter With Staircase Modulation,” IEEE Trans. Ind. Appl., vol. 54, no. 2, pp. 1532– 1541, Mar. 2018.

K. P. Panda, P. R. Bana, and G. Panda, “FPA Optimized Selective Harmonic Elimination in Symmetric–Asymmetric Reduced Switch Cascaded Multilevel Inverter,” IEEE Trans. Ind. Appl., vol. 56, no. 3, pp. 2862–2870, May 2020.

J. S. M. Ali et al., “A New Generalized Multilevel Converter Topology Based on Cascaded Connection of Basic Units,” IEEE J. Emerg. Sel. Top. Power Electron., pp. 1–1, 2018.

P. R. Bana, K. P. Panda, and G. Panda, “Power Quality Performance Evaluation of Multilevel Inverter with Reduced Switching Devices and Minimum Standing Voltage,” IEEE Trans. Ind. Inform., pp. 1–1, 2019.

K. P. Panda, S. S. Lee, and G. Panda, “Reduced Switch Cascaded Multilevel Inverter with New Selective Harmonic Elimination Control for Standalone Renewable Energy System,” IEEE Trans. Ind. Appl., vol. 55, no. 6, pp. 7561–7574, 2019.

N. Prabaharan and K. Palanisamy, “Analysis of cascaded H-bridge multilevel inverter configuration with double level circuit,” IET Power Electron., vol. 10, no. 9, pp. 1023–1033, Jul. 2017.

E. Babaei, M. Farhadi Kangarlu, and M. Sabahi, “Extended multilevel converters: an attempt to reduce the number of independent DC voltage sources in cascaded multilevel converters,” IET Power Electron., vol. 7, no. 1, pp. 157–166, Jan. 2014.

E. Babaei and S. S. Gowgani, “Hybrid Multilevel Inverter Using Switched Capacitor Units,” IEEE Trans. Ind. Electron., vol. 61, no. 9, pp. 4614–4621, Sep. 2014.

Y. Hinago and H. Koizumi, “A Switched-Capacitor Inverter Using Series/Parallel Conversion With Inductive Load,” IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 878–887, Feb. 2012.

A. Tsunoda, Y. Hinago, and H. Koizumi, “Level- and Phase-Shifted PWM for Seven-Level Switched-Capacitor Inverter Using Series/Parallel Conversion,” IEEE Trans. Ind. Electron., vol. 61, no. 8, pp. 4011–4021, Aug. 2014.

R. Shalchi Alishah, S. H. Hosseini, E. Babaei, M. Sabahi, and G. B.Gharehpetian, “New High Step-Up Multilevel Converter Topology With Self-Voltage Balancing Ability and Its Optimization Analysis,” IEEE Trans. Ind. Electron., vol. 64, no. 9, pp. 7060–7070, Sep. 2017.

E. Samadaei, M. Kaviani, and K. Bertilsson, “A 13-Levels Module (KType) With Two DC Sources for Multilevel Inverters,” IEEE Trans. Ind. Electron., vol. 66, no. 7, pp. 5186–5196, Jul. 2019.

Y. Ye, K. W. E. Cheng, J. Liu, and K. Ding, “A Step-Up Switched-Capacitor Multilevel Inverter With Self-Voltage Balancing,” IEEE Trans. Ind. Electron., vol. 61, no. 12, pp. 6672–6680, Dec. 2014.

P. R. Bana, K. P. Panda, S. Padmanaban, and G. Panda, “Extendable switched-capacitor multilevel inverter with reduced number of components and self-balancing capacitors,”IEEE Trans. Ind. Appl., vol.57, no.3, pp. 3154–3163, May/Jun. 2020.